

2826
A8/Arc
fw
1/29/03

Docket No.: L&L-10232

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on the date indicated below:

By: Markus Nolff

Date: January 9, 2003

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor : Wolfgang Rösner et al.
Applic. No. : 10/047,013
Filed : January 16, 2002
Title : Method for Producing a Vertical Semiconductor Transistor Component and Vertical Semiconductor Transistor Component
Examiner : Fazli Erdem - Art Unit: 2826



R E S P O N S E

Hon. Commissioner of Patents and Trademarks,
Washington, D. C. 20231

Sir:

Responsive to the Office Action dated December 31, 2002, the following remarks are made:

In deference to the restriction requirement on pages 2 and 3 of the above identified Office Action, applicants elect group II, claims 10-16, for prosecution at this time.

Applicants request a rejoinder under MPEP §821.04.

In view of the foregoing, the early issuance of an Action on the merits of claims 10 - 16 is solicited.

Respectfully submitted,

Markus Nolff
For Applicants

MARKUS NOLFF
REG. NO. 37,006

Date: January 9, 2003

Lerner and Greenberg, P.A.

Post Office Box 2480

Hollywood, FL 33022-2480

Tel: (954) 925-1100

Fax: (954) 925-1101

/bmb

L.B.G.

1/29/03

RECEIVED
TECHNOLOGY CENTER
JAN 28 2003
10:00 AM
U.S. PATENT & TRADEMARK OFFICE